AMD GCN Architecture

A summary of different DLP architectures


Programming
Model (DLP)

Architecture

ISA


microarch

Processor Architecture




*Discrete GPU – Physical Device Memory; APU – Region of system for GPU direct access


GCN Compute Unit




GCN Cache Hierarchy



GCN ISA


Chapter 4 Program Flow Control
Chapter 5 Scalar ALU Operations
5.1 SALU Instruction Formats
5.2 Scalar ALU Operands
5.3 Scalar Condition Code (SCC)
5.4 Integer Arithmetic Instructions
5.5 Conditional Instructions
5.6 Comparison Instructions
5.7 Bit-Wise Instructions
5.8 Special Instructions


Chapter 6 Vector ALU Operations
6.1 Microcode Encodings
6.2 Operands
6.3 Instructions
Table 6.2 VALU Instruction Set
Table 6.3 Compare Operations
6.4 Denormalized and Rounding Modes
Table 6.4 MODE Register FP Bits
6.5 ALU CLAMP Bit Usage
6.6 VGPR Indexing
Chapter 7 Scalar Memory Operations
Chapter 8 Vector Memory Operations

Reference

- https://radeonopencompute.github.io/documentation.html